Abstract-With present-day detectors in high energy physics one often faces fast analog pulses of a few nanoseconds length which cover large dynamic ranges. In many experiments both amplitude and timing information have to be measured with high accuracy. Additionally, the data rate per readout channel can reach several MHz, which leads to high demands on the separation of pile-up pulses.
I. INTRODUCTION
T HE COmmon Muon and Proton Apparatus for Structure and Spectroscopy (COMPASS) at the CERN SPS [1] is a state-of-the-art two stage magnetic spectrometer [2] with a flexible setup to allow for a rich variety of physics programs to be performed with secondary muon or hadron beams. Common to all measurements is the requirement for highest beam intensity and interaction rates with the needs of a high readout speed. Recently a proposal has been submitted [3] for studies of Generalized Parton Distributions (GPD), which combine both nucleon electromagnetic form factors and Parton Distribution Functions. Constraining quark GPDs experimentally by measuring exclusive Deeply Virtual Compton Scattering (DVCS) shows great promise for the disentanglement of the nucleon's spin budget. For the upcoming DVCS measurements the existing COMPASS spectrometer will be extended by a new 2.5 m long liquid hydrogen target, which will be surrounded by a new recoil proton detector based on scintillating counters. The high luminosity of about 10 32 cm −2 s −1 and the background induced by the wide beam halo will yield rates of the order of several MHz in the recoil detector counters. This imposes great demands on the digitization units and on a hardware trigger based on the recoiled particle. For this purpose we have developed within the GANDALF framework [4] a modular high speed and high resolution transient recorder system featuring digital pulse processing in real-time. II. THE GANDALF FRAMEWORK GANDALF ( Fig. 1) is a 6U-VME64x/VXS [5] carrier board which can host two custom mezzanine cards. It has been designed to cope with a variety of readout tasks in high energy and nuclear physics experiments. The exchangeable mezzanine cards allow an employment of the system in very different applications such as analog-to-digital or time-todigital conversions, coincidence matrix formation, fast pattern recognition or fast trigger generation. Currently two types of mezzanine cards are available: ADC cards and LVDS input cards. Another model with optical interfaces is foreseen to receive data from remote detector frontend modules.
When GANDALF is used as a transient recorder, the carrier board is equipped with two ADC mezzanine cards. A schematic overview is provided in Fig. 2 . The heart of the board is a Xilinx VIRTEX5-SXT FPGA which is connected to each mezzanine card by several single ended and 120 differential signal interconnections. The data processing FPGA can perform complex calculations on data which have been acquired on the mezzanine cards to extract time and amplitude information of the sampled pulses.
Fast and deep memory extensions of 144-Mbit QDRII+ and 4-Gbit DDR2 RAM are connected to a second Virtex5 FPGA. Both FPGAs are linked to each other by eight bidirectional high-speed Aurora lanes with a total bandwidth of 25 Gbit/s per direction.
Connected to the VXS backplane GANDALF has 16 highspeed lanes for data transfer to a central VXS module, where the lanes of up to 18 GANDALF modules merge. This connection can be used for continuous transmission of the amplitudes and the time stamps from sampled signals to the VXS trigger processor, which then forms an input to the experiment-wide first-level trigger based on the energy loss and the time-of-flight in the recoil detector.
A dead-time free data output can either be realized by dedicated backplane link cards connected to each GANDALF P2-connector, i.e. following the 160 MByte/s SLink [6] or Ethernet protocol, or by the VME64x bus in block read mode [7] or by USB2.0 from the front panel. Depending on requirements the data output may contain the results of the digital pulse processing only or also the full sample list.
III. ANALOG-TO-DIGITAL CONVERTER
Two models of analog-to-digital converters (ADC) can be used with the GANDALF board, depending on the desired resolution. With the Texas Instruments models ADS5463 (12bit@500MS/s) and ADS5474 (14bit@400MS/s) we chose two of the fastest pipelined high resolution ADC chips that are currently available. Their low latency of only 3.5 clock cycles gives valuable time for the signal processing and the following trigger generation with its tight timing constraints defined by existent readout electronics.
The DC-coupled analog input circuit (Fig. 3) uses the differential amplifier LMH6552 from National Semiconductor and has a bandwidth of 500 MHz. It adapts the incoming single ended signal, e.g. from a photomultiplier tube (PMT), to the dynamic range of the ADC while the baseline of each channel can be adjusted individually by 16-bit digital-toanalog converters (DAC). Depending on the DAC settings, the input stage accepts unipolar or bipolar pulses. Two adjacent channels can be interleaved to achieve an effective sampling rate of 1 GS/s (800 MS/s with the ADS5474) at the cost of the number of channels per mezzanine card. In this timeinterleaved mode the second ADC receives a sampling clock which is phase-shifted by 180 degree and the input signal is passively split to both channels. Thus the signal is sampled alternately by two ADCs.
On each ADC mezzanine card the high frequency sampling clock is generated by a digital clock synthesizer chip SI5326 from Silicon Labs, which comprises an integrated PLL consisting of an oscillator, a digital phase detector and a programmable loop filter. The experiment-wide 155.52-MHz clock, distributed by the COMPASS trigger and clock distribution system (TCS), is used as reference. Particular attention has been paid to the design of the clock filter networks and the board layout to reach a time interval error smaller than 730 fs (Fig. 4) [8] , which is essential for high bandwidth sampling applications.
We determined the signal-to-noise ratio (SNR) of the ADC system in a test setup consisting of a high precision function generator (Tektronix AFG3252) and a selection of narrow band pass filters. The filters were connected directly to the analog input of the GANDALF module to suppress the harmonics of the signal source. Sine waveforms of different frequencies were sampled and from the fast Fourier transform the SNR was calculated. The result of these measurements for the 12-bit version (ADS5463) is shown in Fig. 5 as a function of the frequency of the input analog signal and is expressed in dB as well as ENOB (effective number of bits). We achieved an effective resolution of above 10.1 ENOB (ADS5463) and 10.6 ENOB (ADS5474) respectively over an input frequency range up to 240 MHz.
IV. DIGITAL PULSE PROCESSING
The sampled detector signals are processed by DSP algorithms inside the VIRTEX5-SXT FPGA utilizing the high compute power of its 640 DSP48E Slices. Quantities of interest like pulse arrival time, pulse height and integrated charge are extracted and can be used for real-time calculation of derived quantities such as time-of-flight and energy loss. 
A. Pulse Time Determination
To extract the time information from the detector signals a digital constant fraction discrimination (dCFD) algorithm was chosen. Inside the FPGA the digitized samples are delayed, multiplied by a fraction factor and added to the original samples (Fig. 6) . The zero-crossing of the resulting curve is determined by linear interpolation and forms the time stamp of the pulse. Extended simulations [9] helped to determine optimal parameters for the dCFD algorithm also in case of pile-up pulses.
B. Performance Verification
First measurements of the timing resolution of the GAN-DALF digitizer were performed by using a Tektronix Arbitrary Function Generator (AFG3252) to simulate realistic detector pulses. The PMT signals are described by a moyal distribution
with maximum amplitude A at t = t 0 . For k = 0.69, t r is the 10%-90% rise time. Two copies of the signal with constant but arbitrary delay are sampled and the constant fraction timing is performed by the DSP FPGA. The differences between the resulting time stamps show a distribution, whose width is then used to calculate the timing resolution. The dCFD resolution depends on the pulse amplitude. Therefore the measurements were done with a signal amplitude variation over the dynamic range of the input stage. In this test setup pulses with amplitudes from -50 mV to -4 V were measured with 1 GS/s (Fig. 7) . One can see that with the GANDALF transient recorder a timing resolution of better than 50 ps can be reached for signal amplitudes as small as 4% of the relative dynamic range.
To confirm these results in a real environment a measurement setup with a Hamamatsu PMT (R1450) as a signal source was installed. In this configuration a PiLas EIG1000D laser pulser with PiL040 Optical Head (from Advanced Laser Diode Systems) is used as light source. The laser emits very short optical pulses with pulse widths below 45 ps (FWHM). The pulser features an additional TTL trigger output, which is used as a time reference. The jitter between the trigger and the optical output is typically below 3 ps. In Fig. 8 the timing resolution of the laser and PMT system measured by GANDALF in 1 GS/s mode is shown. The resolution of the system as a whole (green continuous line) is composed of the resolution of the GANDALF timing determination (blue dashed line) and the resolution of the laser and PMT system (red dash-dotted line). The latter is quantified in an independent measurement to be 39 ps.
The ability of the dCFD algorithm to separate pile-up pulses depends on the ratio of the pulse amplitudes. Fig. 9 shows the minimum delay ∆t between two pulses which is needed to separate them. The plot is obtained by simulation of two consecutive pulses with risetime t r = 3ns for all combinations of amplitudes of the first and second pulse. The simulation result is verified by lab measurements using the AFG3252 to generate pile-up pulses with selected amplitude ratios. Pulse separation ability of the dCFD algorithm depending on the amplitudes of the first (x-axis) and second (y-axis) pulse. The color code denotes the minimum delay between the pulses which is required for separation.
V. CONCLUSION
A low cost VME64x system aimed at digitizing and processing detector signals has been designed and implemented to our full satisfaction. The design is modular, consisting of a carrier board on which two mezzanine boards with either analog or digital inputs can be plugged. The ADC mezzanine cards have been characterized and show excellent performance over a wide input frequency range. An optional high-speed serial VXS backplane offers inter-module communication for sophisticated trigger processing covering up to 288 detector channels.
The GANDALF transient recorder has been installed at the COMPASS experiment during a two-week DVCS pilot run in September 2009. Extensive data have been recorded in order to verify the performance of the hardware and the signal processing algorithms.
VI. OUTLOOK
Recently an additional type of mezzanine card with 64 digital inputs has been designed, which accepts LVDS and LVPECL signals over a VHDCI connector. Using this digital mezzanine cards a 64-channel mean-timer and subsequent trigger matrix was implemented [10] in the GANDALF module and is in action at COMPASS since April 2010.
In a forthcoming paper we will describe the realization of GANDALF as a 128-channel time-to-digital converter module with 100 ps digitization units, comparable to the F1-TDC chip [11] . The TDC design is implemented inside the main FPGA which can host 128 channels of 500-MHz scalers at the same time.
